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dation due to non-idealities of analog building blocks becomes serious for Δ-Σ modulator.
The full feedforward Δ-Σ topology with reduced sensitivity to integrator nonlinearities [1] , makes it extremely suitable for low-voltage wideband applications. Compared to a feedback topology, the quantization noise transfer function (NTF) of feedforward topology remains the same, and the signal transfer function (STF) is unity, which is not affected by the non-idealities of analog building blocks. The internal signal swing can be well controlled by optimizing the loop coefficients, thus reducing modulator distortion significantly. Besides, only one feedback DAC needed remarkably simplifies the feedback circuit, especially for high-order design.
The feedforward Δ-Σ modulator as shown in Fig. 1 (a) , however requires a summing function followed by a quantizer. Especially in multibit topology, this summing function cannot be simply realized by using the conventional switched-capacitor (SC) network shown in Fig. 1 (b) . That is because, a coefficient α caused by parasitic capacitances C P will induce error when comparing with various reference levels, as shown in Fig. 1 (c) . This error coefficient can be represented as an α times amplifier after summing node in Fig. 1 (a) , which may change the NTF of Δ-Σ modulator thereby reducing the effects of noise shaping. There have been reported several ways to implement the summing function. A method employing a SC summing op-amp to add the three feedforward signals induces a large output swing of the summing block. This method increases the ADC power consumption and presents stringent headroom requirements for summing op-amp [2] . Also, a large input swing demands more current consumption for quantizer, because the available input range of a differential pair is approximately proportional to I SS /g m . Another summing circuit using charge sharing is presented in [3] . By incorporating a capacitive network at each comparator input, the summing operation is accomplished through charge sharing without any power penalty. This approach eliminates the need for a summing op-amp but demands a large number of capacitors, thus leading to a large extra chip area. For a second-order N -bit architecture, at least 6 × (2 N − 1) units of capacitors are necessary.
Other methods such as digital summing technique [2] or by combining the summing function with the second-stage integrator [4] make design complex and are somehow affected by the limitations described above. In this work, we try to develop a simple but efficient way to implement the summing function with high accuracy. The proposed novel approach and the related calculations are demonstrated in Section II. Simulation results are presented in Section III and conclusions are drawn in Section IV. Figure 2 shows the proposed summing circuit for second-order feedforward modulator. It consists of a conventional SC charge sharing network followed by a multibit flash ADC, and compensation capacitor C C routes denoted in red color. The differential signals X + X − , V 1+ V 1− , V 2+ V 2− and W 1+ W 1− represent the ADC inputs, two integrators outputs, and the summation results, corresponding to those shown in Fig. 1 (a) . Capacitors C S are used for the conventional SC charge sharing network. The parasitic capacitances C P connected with input nodes of quantizer and switches causes a considerable degree of summing error because the value of C P is usually above hundreds of femtofarad.
Proposed summing circuit
In order to improve the summing accuracy, compensation capacitors C C are added to eliminate the summing error caused by C P . The number of the compensation capacitors required in the proposed topology is independent of the quantizer bit numbers as far as their total value is equal to C P . This method can be extended to any order modulators just by increasing C S and C C SC routes according to the number of items in summation operation. Now, two kinds of conditions, without and with compensation capacitors C C , are discussed to demonstrate the efficiency of our proposed topology.
Summing without compensation capacitors C C
At end of clock phase φ 2 , the charge storage in capacitors C S and C P are:
After changing to clock phase φ 1 , the differential summation voltage is:
ΔW 1 means ideal summation value, and α denotes the error coefficient, thus the summing error
where A=C S /C P . Eq. (3) suggests that a large C S /C P ratio is favorable for obtaining high-accuracy summing function.
Proposed summing using compensation capacitors C C
At end of clock phase φ 2 , the stored charges in C S , C C and C P are:
During phase φ 1 , the voltage levels at summing nodes:
Therefore, the differential summation voltage is:
α denotes the error coefficient, so the summing error is represented by,
The summing error can be completely eliminated when using 4C C =C P although it is hard to realize in practical circuit design. The effect of capacitance mismatch on summation results can be evaluated by assuming 4C C =βC P . The mismatch is shown as:
Substituting Eq. (7) into Eq. (6), one obtains
where A denotes C S /C P . The capacitance mismatch Δβ can be designed to be very small in general. Eq. (8) reveals that the summing error of the proposed topology is significantly reduced, approximately to Δβ times of that of the conventional one.
Simulation results
The proposed summing circuit are designed in 0.18 μm CMOS process with 1.8 V supply and MIM capacitors for C S and C C . Fully differential comparators are used for 3-bit quantizer. As shown in Fig. 2 , a 4X attenuation occurs in comparator input, which is tolerable for Δ-Σ modulator. As discussed in Section I, this attenuated signal relaxes the requirement for comparator input range thereby decreasing power dissipation. Simulations are run in two ways, without and with C C routes. The differential DC signals X + X − , V 1+ V 1− and V 2+ V 2− with a total amplitude of 1 V, are supplied to the input of summing circuits, then the summation results ΔW 1 ' can be obtained by simulations. In the first condition (without C C ), the simulation results and the calculation values derived by Eq. (3) are plotted in Fig. 3 (a) . The figure shows that the C S /C P ratios of at least 5 and 25 are required in order to get summing errors of less than 5% and 1%, respectively. In Fig. 3 (a) , the calculation values derived by Eq. (8) for proposed method are also shown for comparison. We can see that although for the large capacitance mismatch Δβ equal to ±5%, ±10%, ±20%, the summing error are greatly reduced in comparison with the conventional one.
In simulation of the proposed method, it is important to estimate the value of parasitic capacitance C P by Eq. (5), thus determining the optimum value of C C by C C =C P /4, resulting C C =83fF. By varying capacitance mismatch Δβ within ±20%, the calculation and simulation summing errors are shown in Fig. 3 (b) , with C S /C P ratio A equal to 1.5, 3 and 6, respectively. From the figure, we can see that a summing error of less than 1% can be easily achieved even at a small C S /C P ratio in comparison with the conventional one. Therefore, a significant reduction of total capacitance is achieved by the proposed method.
Since parasitic capacitance C P changes with the variation of signal amplitude, in the proposed method, its effects on summation result are analyzed. The simulation results show that the summing error keeps variations within 0.2% over a signal swing of 1 V when C S /C P =3. 
Conclusions
A novel approach to implement summing function for feedforward Δ-Σ modulator is proposed. By using small compensation capacitance, the summing error caused by parasitic capacitance in SC topology is substantially eliminated. Compared to the conventional methods, there is no additional power dissipation, and for a second-order N -bit modulator, the number of required capacitors are significantly decreased from 6 × (2 N − 1) to 12, independent of bit number of quantizer. The proposed method increases design flexibility: a required summing accuracy can be realized by increasing sampling capacitance, or by adjusting the mismatch between compensation and parasitic capacitance. Therefore, op-amp load capacitance can be well controlled, which relaxes the requirements for integrator stages.
